


| Instruction Cache | 32k 2-way set-associative, 32 byte blocks, 1 cycle latency |
|------------------------|---|
| Data Cache | 64k 4-way set-associative, 32 byte blocks, 2 cycle latency |
| Unified 1.2 Cache | 1 Meg 4-way set-associative, 32 byte blocks, 12 cycle latency |
| Branch Predictor | hybrid - 8-bit gshare w/ 8k 2-bit predictors + a 8k bimodal predictor |
| Out-of-Order Issue | out-of-order issue of up to 8 operations per cycle, 128 enty re-order buffer |
| Mechanism | load/store queue, loads may execute when all prior store addresses are known |
| Architecture Registers | 32 integer, 32 floating point |
| Functional Units | 8-integer ALU, 4-load/store units, 2-FP adders, 2-integer MULT/DIV, 2-FP MULT/DIV |
| Virtual Memory | 8K byte pages, 30 cycle fixed TLB miss latency after earlier-issued instructions complete |

E E

CALDER et. al., SN: 10/656,066 Greer, Burns & Crain Ltd. (SPF) GBC Ref. No.: 0321,66199 Replacement FIG. 8A, 98, 8C, 9D, 9E



| name | jijij | period | paudq | nnı | JdI | d miss | i miss | val miss | addr miss |
|--------|-------|--------|--------|-------|-------|--------|--------|----------|-----------|
| dizq | 2 | 6 | 4.2% | 75.8% | 2.681 | 1.7% | 0.000% | 25.1% | 13.3% |
| hydro | kO | , | Q. 25. | 68,7% | 0.793 | 14.6% | 0.022% | 8.3% | 0.6% |
| tomcat | 13 | ru. | 0.8% | 59.6% | 0.955 | 9,7% | 0.043% | 46.2% | 1.0% |
| vortex | 9\$ | 144 | 0.6% | 43.4% | 2.726 | 0.9% | 0.979% | 15.2% | 16.4% |
| Vpr | 4 | 2 | 9.3% | 49.8% | 1.143 | 3.0% | 0.001% | 16.6% | 14,2% |
| wave | 88 | 70 | 0.6% | 62.2% | 2.596 | 7.4% | 0.000% | 38.1% | 7.9% |

FIC 10


| , | , | , | , | , | | , |
|----------|----------|------------------|---------------------|----------|----------|-------------|
| ent | 17.9% | 9.1% | 17.1% | 0.7% | 1.3% | 7.8% |
| addr | 15,7% | 0.6% | 0.9% | 16.3% | 14.4% | 8.5% |
| EE | 1.1% | % % % % | 12.4% | 0.1% | 900 | % % % |
| vai | 25.4% | 8.2% | 4 1.1% | 15,2% | 16,6% | 46,4% |
| EEE | ; | 1 | i | 2,8% | ; | ; |
| inst | } | } | Š. | 30. | { | { |
| ET. | 25.8% | 1.5% | % | %; %; | 6.4% | 4.4% |
| data | 1.3% | 14.8% | % 68.65 68.65 | 0.9% | 3.1% | 7.7% |
| err | 5.1% | 2.5% | 1.5% | %6: | 4.3% | 3,3% |
| JM. | 2.8 | 8.0 | 67 60 | ∞; €3 | 7.7 | S. |
| err F | 0.5% | 1.7% | | | | 2.5% |
| nn | 75.4% | 69.8% 8.8% | 60.5% | 43.7% | 49.7% | 60.7% |
| ett | 9°° | 18% | % % | ž | 3% | 96 |
| paidd | 4.2% | 0.3% | 0.8% | %9"0 | 9.0% | 0.6% |
| start | 92 | tp | 2 | 382 | 746 | 127 |
| name | dizq | a) pydro | tomcat | vortex | ida | wave |


| name | start | start bpred | err | nni | err |] JdI | EEE | data | err | inst | err | vai | err | addr | err |
|----------------|-------|---------------|--------|-------|---------------------|----------------|-----------|--------------|---------|--------|------|-----------|-----------|-------|-------|
| dizq | 1733 | L | %9 | 63.8% | 18.8% | 2.5 | 5.9% | 1.8% %8.1 | 8.0% | 0.0% | ŧ | 14.2% | 77.2% | 7,3% | 82.0% |
| nyd r o | 39 | 0.3% | 12% | 69.2% |) (0,0) (0,0) | 8.0 | 3.9% | 14.8% | ~; % | %0.0 | : | 8,4% % | 0.4% % | 0.6% | 9.3% |
| tomeat | | 0.8% | 3°. | 60.9% | 2.2% | 0.1 | 1.9% | 9.5% | 2.0% | 9 % | į | 39.8% | 16.2% | 1.1% | 13.7% |
| vortex | | <u> </u> | %; | 41.9% | 3.6% | 2.3 | 3,4% | 0.7% | 15.3% | 380 | 4.0% | 15,7% | 3.8% | 17.7% | 7.7% |
| Apr | 745 | 1 | 35 | 49.7% | 0.3% | 7.7 | 4.3% | 3.1% | 6.4% | 0.0% | } | 16.6% | 0.0% | 14.4% | 1.3% |
| BARAG | 1036 | 0.3% | % % | 61.5% | 1.2% | 00 00 00 | 8.0% % | 7.9% | 6.7% | 800 | 3 | 37.0% | 2.8% | 6.5% | 20.8% |


| name | start | start bpred | err | nnı | l lia | IBC | ett | data | err | inst | err | vai | err | addr | err |
|--------|---------|---------------|-----------------------|-------|-------|------|----------------|----------|-----------|------|-----|-------------|-------|--------|-------|
| dizq | | | 1 | 74.3% | 2.0% | 2.2 | 23.2% | { | 68.9% | 0.0% | ŧ | 22.7% | 10.8% | 8.5% | 55.4% |
| nydro | Z | 0.3% | 32% | 3 | 268 | 8.0 | 2.4% | <u> </u> | 1.7% | 0.0% | | 8,5% | 3.8% | 0.6% | 8.0% |
| tomeat | \$2 | | % % % % 7 | š | 2.4% | 6.0 | 4.6% | £ | 5.1% | 0.0% | 1 | 44.0% | 6.1% | 0.3% | 237% |
| Yortex | 184 | | 42% | 1 | 6.9% | 25.2 | 17.6% | l | 9. 19. | 0.7% | 36% | 14.8% | 2.3% | 967.91 | 1.6% |
| ΛĎΙ | යා | 35 | 740% | } | 16.6% | 0.5 | 162% | 9,4 | 96129 | 0.0% | } | 16.6% | 0.2% | 13.8% | 7.6% |
| Wave | 138 | 0.9% | 35% | 60.5% | 2.8% | 2 | 90 36 36 | <u> </u> | 28 | 800 | 3 | % 9 9 | 5.5% | 7.7% | 2.3% |

| Instruction Cache | 8k 2-way set-associative, 32 byte blocks, 1 cycle latency |
|------------------------|---|
| Data Cache | 16k 4-way set-associative, 32 byte blocks, 2 cycle latency |
| Unified 1.2 Cache | 1 Meg 4-way set-associative, 32 byte blocks, 20 cycle latency |
| Memory | 150 cycle round trip access |
| Branch Predictor | hybrid - 8-bit gshare w/ 8k 2-bit predictors + a 8k bimodal predictor |
| Out-of-Order Issue | out-of-order issue of up to 8 operations per cycle, 128 enty re-order buffer |
| Mechanism | load/store queue, loads may execute when all prior store addresses are known |
| Architecture Registers | 32 integer, 32 floating point |
| Functional Units | 8-integer ALU, 4-load/store units, 2-FP adders, 2-integer MULT/DIV, 2-FP MULT/DIV |
| Virtual Memory | 8K byte pages, 30 cycle fixed TLB miss latency after earlier - issued instructions complete |

FIG










FIG. 27B

FIG. 27A




FIG. 28




FIG. 3.

| (stddev) (139.7%) (5.3%) (5.6%) | 26 26 | 12 5 | Ø }{ >Ø | ್ಷ-೧೮೯೬ | | | |
|---|-----------------|--------------|----------|-----------|----------|----------|----------|
| | (7.0%) | (stddev) | (8.6%) | (9.3%) | (15.6%) | (11.0%) | (8.4%) |
| 227912 395997 1006 443655 | 354084 15595 | 730aC | 24218 | 24518 | 5617 | 28153 | 23701 |
| (90.0%) (90.0%) (1.8%) (0.2%) | (1.1%) | (stddev) | (3.5%) | (3.8%) | (0.6%) | (4.4%) | (3.2%) |
| (stddev) energy (203.2%) 6.44E+08 (23.2%) 1.03E+09 (73.9%) 3.22E+08 (215.5%) 9.78E+08 | 3 3 | energy | 5,05E+08 | 5.09E+08 | 3.55E+08 | 5.14E+08 | 5.04E+08 |
| (203.2%) (203.2%) (73.9%) (73.9%) | (45.1%) | (stddev) | (44.2%) | (45.5%) | (8.4%) | (25.7%) | (35.4%) |
| 175091 43 75 | 15591 | = 8 | 2 8 | <u>**</u> | 241 | 40 | 12 |
| (110.7%) (110.7%) (5.4%) (15.1%) | (6,8%) | (stddev) | (10.1%) | (11.3%) | (2.6%) | (11.9%) | (9,6%) |
| dl1 445083 753382 28112 885081 | 703554 98947 | | 36960 | 99523 | 37331 | 99671 | 96701 |
| bpred (stddev) dl1 27741 (135.5%) 445083 34665 (22.0%) 753382 13048 (3.9%) 28112 843 (15.1%) 885081 | (7.6%) | (stddev) | (10.8%) | (11.5%) | (4.8%) | (6.8%) | (11.1%) |
| | 10145 2015 | pbred | 53300 | 54973 | 56449 | 54791 | 55215 |
| IPC (stddev) 1.32 (43.4%) 0.61 (1.6%) 1.95 (0.3%) 0.64 (0.2%) | | IPC (stddev) | (3.4%) | (3.8%) | | (4.3%) | (3.1%) |
| 7 25. 1.96 ± 28. | 64. 67. | | 3.2 | 1.23 | 92. | 1.22 | 1.24 |
| phase full 18.5% 18.1% | 3.9% | eseud | 17.1% | 9.4% | 8,8% | 8.0% | 7.4% |
| gcc | | | 9 | zip | | | |

FIG. 33

